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I. Project Objectives 
Goal: Evaluate component level design constraints to assist in 
system level electrostatic discharge (ESD) requirements for 
Touch and Display Driver Integration (TDDI) ICs. Optimize 
ESD protection scheme to provide better protection against 
system level tests. 
III. ESD Overview  
IV. Experimental Results 
V. Conclusions 
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II. Motivation 
I-V Response of Primary ESD Devices under 
Transmission Line Pulse (TLP) Stimulus 
Initial experiments show that system level ESD 
stress is better modeled using a TLP stimulus. 
 
Future work will be needed to evaluate the 
ability of TLP stimulus to predict the IC 
performance in system level ESD testing. 
 
Additional test chips could develop multi-staged 
ESD protection to incorporate silicon controlled 
rectifiers, potentially reducing the cost impact 
of  ESD protection. 
• Standard component level ESD testing is insufficient to predict 
the outcome of system level ESD performance in the case of 
TDDI ICs. 
• A TDDI IC that meets JEDEC specifications will not 
necessarily meet system level IEC specifications due to the 
unique constraints of  an assembled TDDI liquid crystal 
display. 
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